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Block matching motion estimation algorithms are widely
used in video coding schemes. In this paper, we design an
efficient hierarchical block matching motion estimation
 HBMME algorithm on a hypercube multiprocessor.
Unlike systolic array designs, this solution is not tied
down to specific values of algorithm parameters and thus
offers increased flexibility. Moreover, the hypercube net-
work can efficiently handle the non regular data flow of
the HBMME algorithm. Our techniques nearly eliminate
the occurrence of “difficult” communication patterns,
namely many-to-many personalized communication, by
replacing them with simple shift operations. These
operations have an efficient implementation on most of
interconnection networks and thus our techniques can
be adapted to other networks as well. With regard
to the employed multiprocessor we make no specific
assumption about the amount of local memory residing
in each processor. Instead, we introduce a free parameter
S and assume that each processor has Θ S local mem-
ory. By doing so, we handle all the cases of modern
multiprocessors, that is fine-grained, medium-grained
and coarse-grained multiprocessors and thus our design
is quite general.
Keywords: motion estimation, block matching algo-
rithms, multiresolution pyramid, programmable archi-
tectures, multiprocessors, interconnection networks, hy-
percube, mesh.
1. Introduction
Block matching motion estimation algorithms
are widely used in video coding schemes  1, 2.
The basic idea is to divide the current frame into
equally sized blocks, and then to find for each
block the best matching block in an available
previous frame. This can be done by full ex-
haustive search within a search window opti-
mal solution, or by using an intelligent non ex-
haustive search suboptimal solution in order
to reduce the computation requirements. Ad-
ditionally, a multiresolution representation of
video frames can be used for achieving higher
performance hierarchical block matching algo-
rithms. Next, the motion vector of each block
in the current frame is determined by the relative
displacement of the best matched block in the
previous frame. As a measure of block similar-
ity, the mean absolute difference between two
blocks is typically used because it requires no
multiplication and has similar performance to
the mean square error.
Due to its high computational demands, video
coding is usually implemented in hardware.
Hardware architectures can be split into applica-
tion-specific and programmable  3, 4. In the
first case, special purpose hardware is optimally
designed. For example, a large number of ar-
chitectures have appeared for block matching
motion estimation algorithms especially for the
full search algorithm  5. Due to its highly reg-
ular data flow, most realizations of this algo-
rithm are based on mesh-like systolic arrays.
Despite their high efficiency, these application-
specific designs lack flexibility. A change in
algorithm parameters or improvements in the
coding scheme may lead to a costly hardware
redesign. On the other hand, programmable ar-
chitectures offer higher flexibility at a cost of
reduced efficiency  6, 7, 8, 9, 10. The coding
algorithms are developed in software and thus
any change can be easily handled. In the lit-
erature, many designs have been reported that
follow either of the two approaches for a survey
see  3, 4, 5.
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In this paper, following the programmable ar-
chitecture approach, we study the software-
based realization of the HBMME algorithm on
a hypercube-based multiprocessor. We also
present an efficient full search block match-
ing motion estimation FSBMME algorithm
which is used as a subroutine in the HBMME
algorithm. A basic point in our study is the
amount of local memory at each processor.
Specifically, we assume that there is ΘS lo-
cal memory at each processor where S is a free
parameter. Most programmable architectures
used in video coding are coarse-grained mul-
tiprocessors where each processor has enough
memory to keep all data it will need through-
out algorithm execution. Thus interprocessor
communication is almost eliminated and pro-
cessors can operate independently. In our study,
by including the amount of local memory at
each processor as a free parameter, we consider
all classes of modern multiprocessors, that is
fine-grained, medium-grained as well as coarse-
grained parallel machines. As will become
evident later, the smaller the value of the pa-
rameter S is, the harder it is to design an effi-
cient algorithm. This is because interprocessor
communication becomes inevitable when pro-
cessors have limited local memory. In order to
keep communication overhead low, we need to
carefully arrange the necessary communication
operations. In addition, the use of a power-
ful network such as the hypercube for the im-
plementation of the HBMME algorithm is well
justified, because this algorithm has a non reg-
ular data flow and its inherent communication
is not local. Thus it cannot be easily imple-
mented on systolic arrays. Dedicated hardware
designs for the HBMME algorithm 11, 12, 13
require high external memory bandwidth or re-
lieve these requirements by using large on chip
memory.
However, we do not simply count on the large
communication bandwidth of the hypercube net-
work in order to efficiently execute data trans-
fers required by our algorithms. We further
enhance this performance by minimizing the
occurrence of “difficult” communication pat-
terns such as many-to many personalized com-
munication. To this end, we devise efficient
techniques which allow the utilization of sim-
ple communication operations, shifts, in place
of complex communication operations most of
the time. Since shifts have simple implementa-
tion on most of interconnection networks, our
algorithms can be easily adapted to other in-
terconnection networks as well, e.g the mesh
network. The clear advantage of the hypercube
over sparser interconnection networks such as
the mesh lies in the faster execution of the dif-
ficult communication patterns which inevitably
arise due to the inherent irregularity of the HB-
MME algorithm. Thus, although there exist
nearly optimal algorithmswhich implement this
kind of irregular communication on other net-
works aswell, a comparative increase in the exe-
cution time should be expected when extending
our algorithms to sparser networks.
The rest of this paper is organized as follows.
In Sect. 2, we briefly review the block match-
ing motion estimation algorithms. In Sect. 3 we
discuss the basic assumptions and communica-
tion operations used in our algorithms. After
having defined the basic assumptions and com-
munication primitives, in the next two sections
we present our parallel algorithms. In Sect. 4,
we present the implementation of FSBMME on
the hypercube-based multiprocessor whereas in
Sect. 5 we describe the parallel algorithm for
HBMME on the same multiprocessor. Then, in
Sect. 6, we discuss how we can adapt our design
to other interconnection networks aswell. In the
next section, Sect. 7, we present experimental
results which confirm the main theoretical re-
sults of the paper. Finally, in section Sect. 8, we
summarize our work in this paper.
2. Block Matching Algorithms
In the FSBMME algorithm, the current frame
N N is divided into blocks of size M M and
each block is compared with all the blocks of
size M   M within a search window of size
M  2d   M  2d in the previous frame
Fig. 1a. Here d denotes the maximum dis-
placement in each direction. We also refer to
a block M   M with its top left corner at the
pixel u  l as block u  l. For all displacements
x  yx  y  d       d, themean absolute dif-
ference MAD between the block u  l of the
current frame X and the block u  x  l  y in
the search window of the previous frame Y is
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given by:








 Y uxi  lyj j 1
where X u  i  l  j, Y u  x  i  l  y  j
denote the intensity values of the corresponding
pixels. Now, the motion vector v u  l of the
block u  l is given by
vu  l  arg min
 x y
MAD u lx  y  2
The choice of the right block size is impor-
tant for the FSBMME algorithm. With either
too large or too small block size, the algorithm
might well yield false motion estimates  11.
The HBMME algorithm solves this kind of
problems by using a multiresolution hierarchi-
cal representation of video frames in the form
of a Laplacian pyramid  1, 14, 15. The basic
idea is to start the estimation of motion field
from the lowest resolution level. At this level,
the block size is relatively large in comparison
with the frame size at that resolution level and
the estimated motion vectors capture the large-
scale movements existing in the scene. Then,
these vectors are passed onto the next higher res-
olution level as an initial estimate. The higher
resolution levels refine on the motion vector es-
timates and thus smaller block size should be
used. The lower resolution frames in the pyra-
mid are obtained by a series of low-pass filtering
and subsampling operations.
There are a number of variations of the basic
algorithm. The first variation is to skip the
subsampling between successive levels of the
pyramid. Alternatively, we can use only sub-
sampling without low pass filtering. A third
possibility is the use of overlapping blocks at
each level. In this scheme, the motion vector of
each block at one level is initialized as a linear
interpolation of the motion vectors of its ad-
jacent blocks at the previous lower resolution
level. Finally, we can use either the FSBMME
algorithm or a non exhaustive search BMME
algorithm for motion estimation at each level.
An example of motion vector estimation by us-
ing a 3–level hierarchy is shown in Fig. 1b.
First the motion vector d3 of the largest block
is estimated the lowest resolution level. Then
at the next higher resolution level the vector d2
is calculated around the point which d3 points
to. In the third level the vector d1 is estimated
using the smallest size block. The final motion
vector is the vector sum d of d1, d2, d3.
3. Basic Assumptions and Communication
Operations
Having presented the basic points of both FS-
BMME and HBMME algorithm, we are now
ready to start the description of the parallel im-
plementation of these two algorithms. In this
section, we will first refer to the basic assump-
tions we make and then we will give the details
of the communication primitives we use for im-
plementing the algorithms.
As has already been mentioned, the parallel im-
plementation of the FSBMME and HBMME
algorithm is carried out on a hypercube-based
multiprocessor. We assume that this multipro-
cessor consists of P2 P  2p processors with
each processor having ΘS local memory. In
order to keep analysis simple, we assume that
S  sr   sr where sr  2r. For convenience
too, we view the hypercube as a two dimen-
sional P   P grid and thus when we use terms
like row, column, block and all that, we will ac-
tually mean the corresponding subhypercube.
Initially, the pixel values X i  j and Y i  j of
the current and previous frame respectively are
stored in processor
 






sor i  j is the processor with address j  iP.
An important consideration in our study is also
whether or not processors can utilize all their
communication links simultaneously  16.
When processors communicate with all their
neighbors at the same time all-port assump-
tion, we can make use of the full communica-
tion bandwidth provided by the hypercube net-
work. In contrast, when each processor can send
to or receive from only one of its neighbors at
a time one-port assumption, we do not fully
exploit the communication capabilities of the
hypercube network. On the other hand, all-port
assumption usually implies increased hardware
complexity for the communication interface of
hypercube nodes. In regard to our study, it will
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Fig. 1. BMME algorithms.
become clear later that our algorithms can be
easily adapted to both these assumptions.
Before proceeding further, we must introduce
the basic communication operations used in
our algorithms. In deriving the communica-
tion complexity of these operations, we assume
that sending a message of size M along one hy-
percube link incurs τ  Mβ delay where the
τ is the fixed start-up cost for sending packets
and β is the data transfer rate bandwidth of the
link. As has been mentioned in the introduction,
we will handle all the classes of modern multi-
processors: fine-grained, medium-grained and
coarse-grained multiprocessors. Apart from the
amount of local memory at each node, these
classes of multiprocessors differ in the methods
they use to route packets across their intercon-
nection networks. For a detailed description of
various routing methods see  17.
Most of finemedium-grained multiprocessors
employ the simple store-and-forward technique
for routing packets. In this technique a packet is
first stored in full in one processor, before this
processor forwards the packet to the next pro-
cessor en route. Thus sending a packet of size M
on a P-node hypercube takes OlogPτMβ 
time at most. Notice that the size M of pack-
ets is relatively small in fine-grained machines.
The same is also true for the start-up overhead
τ and thus we can safely ignore this parame-
ter in our time estimates. However, in the case
of coarse-grained multiprocessors the start-up
overhead τ is much larger and it should be taken
into account. This is primarily due to the fact
that most modern coarse-grained multiproces-
sors are manufactured with commodity multi-
processors which have not been optimized for
use in high speed interconnection networks  18.
In addition, the size M of messages is usually
large in this kind of machines and thus the use
of a store-and-forward routing method requires
a large buffer space, OM, at each processor.
Due to these serious drawbacks of store-and-
forward routing method, most modern coarse-
grained parallel machines use an alternative
routing method: wormhole routing  19. This
kind of routing makes better use of the network
bandwidth: each message is split into small ba-
sic units called flits and then these units are
pipelined all along the route from the source to
the destination of the message. With wormhole
routing, every node needs only one flit buffer
space per incident link. Further, the start-up
overhead for sending a message is paid once at
the source node of the message and not at each
node along the route of the message. Another
positive aspect of wormhole routing is that, due
to pipelining the time of sending a message is
almost independent of the distance between the
sender and the recipient of the message. Thus
under low load condition, the network gives the
impression that there is a point-to-point link be-
tween each pair of processors. Even if the net-
work is moderately or heavily loaded, the use of
virtual channels  20 alongside wormhole rout-
ing as well as the use of high speed intercon-
nection links significantly alleviate the problem
of congestion in modern coarse-grained multi-
processors. The same effect of the very small
variance in the time required for executing an
arbitrary routing instance can also be achieved
by some randomized algorithms. In this kind
of algorithms, input packets are first sent to
random intermediate destinations and then to
their ultimate destination nodes  21. Due to
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this common property of modern routing meth-
ods, most of the algorithms that have been pre-
sented in the literature for coarse-grained ma-
chines  22, 23, 24 make the simplified assump-
tion that the cost of sending a message between
any pair of nodes is independent of the distance
between the sender and the receiver of the mes-
sage. Thus this cost is simply given by the
expression τc  Mβc where τc is some fixed
communication overhead and βc is the mean
data transfer rate through the network.
In our algorithms, we handle all methods of
routing: store-and-forward and wormholeran-
domized routing. However, in coarse-grained
machines, processors usually have sufficient
memory to keep all data they will need through-
out algorithm execution. Thus processors can
operate almost independently of each other and
the interconnection network remains idle most
of the time. In contrast, processors in fine-gra-
ined machines frequently exchange messages
and the interconnection network is constantly
utilized during the algorithm execution. Thus
most of the following communication opera-
tions assume a store-and-forward routingmodel.
Only the last operation is studied under the
wormholerandomized routing model too since
there is a case, not very possible in practice,
where processors of coarse-grained machine
should frequently send and receive messages.
For more details of the following operations see
 25, 26. The time estimates for the first three
operations are obtained under one-port assump-
tion.
 ShiftA,B,i,L,P: B j  r  A j  i
modP  r where j  0   P  1, r 
0   L 1, P is the size of the hypercube,
A and B are two L-element arrays stored
locally in each processor and the notation
B j  r denotes the rth element of array
B stored in processor j. This operation
moves the elements of array A of proces-
sor j  i mod P to the first L positions
of array B of processor j. This transfer is
carried out by visiting the hypercube di-
mensions one at a time in a descending
order. The complexity of the operation is
O L logP β  in general.
 Data SumA,B,L,P: the sum of the corre-
sponding elements of the L-element array
A across all processors is stored into the
L-element array B of processor 0. In other
words, if Ai j is the jth-element of the
array A of processor i then the result of
the Data Sum is: B0 j 
PP 1
i0 Ai j
and j  0   L  1. The operation con-
sists of logN steps. At the ith step i 
0    logN  1, the processors whose ith
bit is 1 send their data to their neighbors
along ith dimension. These processors in
turn add the incoming data to their own
data and the whole process is repeated for
the i 1th bit. Obviously, the Data Sum
operation can be easily modified to store
the final sum not only in processor 0 but in
any other processor. In addition, due to the
associativity of the addition, it is clear that
the algorithm can visit the hypercube di-
mensions in any order without altering the
ultimate sum. As will be seen later, both
these facts are exploited to a large extent in
our algorithms. The operation complexity
is O

L logP β  L logP Top

where Top
is the time for performing a single arith-
metic operation.
 BroadcastA,B,L,P: Processor 0 broad-
casts the contents of its L-element array
A and these are stored in the array B of
each processor. The time complexity is
also O L logP β 1.
 Random Access Read RARA,B,L,P: In
this operation each processor reads the
contents of a L-element array A residing
in some other processor and then stores
the data into its array B. Note that it is
not necessary for all processors that con-
tact a particular processor to read the same
L-element array.
EachRARoperation consists of twophases
where the second phase is the reverse of the
first. The basic communication pattern in
each phase is the many-to-many person-
alized communication with possibly high
variance in the message size. In this kind
of communication, each processor of a par-
allel machine sends distinct messages to
1 When processors can send and receive messages through all their links at the same time  all-port capability, the communication
complexity of the above three communication operations falls to O   L  log P β .
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only some of the processors of the ma-
chine. In addition, these messages do not
necessarily have the same size. This com-
munication pattern, which is also known
as h-relation, is prevalent in parallel al-
gorithms and its importance for efficient
implementation of parallel algorithms has
long been recognized  27. For this rea-
son, numerous proposals for implementa-
tion of the h-relation has appeared in the
literature  28, 29, 30, 31, 32, 33. The main
objective of these algorithms is to decom-
pose the irregular pattern of an h-relation
into a number of more regular communica-
tion patterns such as all-to-all personalized
communication with messages of nearly
uniform size or even simple one-to-one
permutation routing where all messages
communicated have also nearly the same
size. In doing so, some of these algorithms
use randomization as a tool for minimizing
the number of rounds of regular communi-
cation required overall  33. On the other
hand, deterministic algorithms have also
been proposed  28, 30, 31, 32. Most of
these algorithms assume that there is a vir-
tual point-to-point link between each pair
of processors and hence are well suited for
coarse-grained machines with wormhole
or randomized routing. In our study, we
use the algorithm in  31 for implemen-
tation of the RAR operation on coarse-
grained machines. In this algorithm, there
are two phases of communication. Data
are first routed to intermediate destinations
and then, during the second phase, they are
routed to their final destination. By first
sending data to intermediate destinations,
the algorithm achieves a more balanced
distribution of communication across the
network.
For the hypercube network, implementa-
tion of the RAR operation has been pre-
sented in  25. This algorithm assumes a
store-and-forward routing model and that
each processor has only one data element
in its local memory. For coarser data dis-
tributions we can use the algorithm in  34.
This algorithm solves the problem of rout-
ing N packets on a P-processor hypercube
such that each processor is the source of at
most k1 packets and the destination of at
most k2 packets. This routing can be ac-
complished in O








. The basic assumption of this
algorithm is that each processor can send
andor receive along all its links at the
same time all-port capability.
Both algorithms in  25, 34 use similar
techniques and employ sorting as a basic
step for ordering packets according to their
destination addresses. This sorting step
also determines the complexity of these
two algorithms.
In regard to parallel sorting algorithms,
there is a vast amount of literature. These
algorithms are divided into twomajor clas-
ses. The first class includes all these algo-
rithms which are not based solely on com-
parisons in order to sort their inputs. This
means that their performance depends on
the specific values of input keys. Exam-
ples of this kind of sorting algorithms  35,
36, 37 are the sample sort, radix sort,
flashsort etc. In contrast, the algorithms
of the second class are based on sort-
ing circuits and perform comparisons in
a predetermined order in order to sort in-
put elements. Thus these algorithms are
oblivious to the values of their input keys
and their performance is more predictable.
The most known example of oblivious
sorting algorithm is the odd-even merge
sorting  26 which is one of the oldest,
yet widely used parallel sorting algorithm.
The complexity of this algorithm for sort-
ing N elements on a N-node hypercube is
O

log2 N β  log2 N Top

. In our study
however, it is possible to lower this com-
plexity by exploiting the special structure
of BMME algorithms. If the total num-
ber P of hypercube nodes is smaller than
the number N of input elements, which al-
gorithm gives the best results depends on
the value of ratio NP . In  35, a experi-
mental study of various sorting algorithms
was carried out on the CM-2 parallel ma-
chine which is a SIMD hypercube-based
machine. This study showed that when
the ratio NP is relatively small, the best re-
sults are given by bitonic sorting  38, a
sorting algorithm very similar to the odd
even merge sorting. This result has also
been verified in  39. The running time
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port assumption. If processors are capa-
ble of sending to or receiving from all
their neighbors all-port capability the













When the number of elements at each pro-
cessor is large, the most efficient algorithm
is the sample sorting whereas for all val-
ues of the ratio NP in between the above two
cases the radix sorting algorithm presents
the best performance.
4. The Parallel FSBMME Algorithm
In this sectionwewill study the realization of the
FSBMME algorithmon the hypercube network.
As has already been stated, in this algorithm the
current frame frame X is partitioned into N
2
M2
non overlapping M   M blocks. We assume
that N and M are powers of 2, namely N  2n
and M  2m. The basic operations in the al-
gorithm are given by 1, 2. In our study, we
first consider the case S  M2. Considering the
values parameter M takes in practice, inequality
S  M2 implies that our multiprocessor is fine
grained and each block M   M is assigned to
bp processors where bp  M
2
S . Next we will
examine the case of our multiprocessor being
mediumcoarse-grained, that is S  M2. It will
become clear later that the latter case is much
easier to handle than the former.
4.1. Fine-Grained Multiprocessors
As Fig. 1a shows, in order to find the mo-
tion vector of a block u  l, the MAD should be
evaluated for all the 2d  12 candidate vec-
tors x  y. All pixels of the previous frame Y
required for these calculations are located in-
side the search window of the block u  l. The
parallel algorithm for this estimation consists
of Od dsr e2 steps. At each step, each processor
fetches in its local memory a different square
subregion of the previous frame Y . This subre-
gion has size 2sr   2sr and is stored into four
sr   sr local temporary arrays: temp00, temp01,
temp10, temp11. Having this set of pixels of
frame Y in their local memory, all processors
of block u  l can now calculate the MAD for
as much as S candidate motion vectors of the
block. In what follows, we give more details of
this scheme. For the moment also, we assume
one-port capability. Next, we will see how our
scheme can be adapted to the case of all-port
capability.
One-port capability Fig. 2 shows one pro-
cessor belonging to a block u  l, processor
g  h g    usr    uMsr  1, h    lsr    lMsr 
1, and all pixels of frame Y that will be
needed by this processor throughout the exe-
cution of the FSBMME algorithm for the block
u  l. In general, this region of pixels has size
2d  sr  2d  sr and is distributed among
2 d dsr e 1  2 d dsr e 1 processors. In this
figure we assume that dsr  4, that is sr divides d
exactly. The general case where d is not a mul-
tiple of sr will be handled later in this section.
As a first step of motion estimation, each pro-
cessor execute four shift operations: ShiftY ,
temp00, dsr dsr P,S,P2, ShiftY ,temp01, dsr
1 dsr P,S,P2, ShiftY ,temp10, dsr dsr1P  S,
P2, ShiftY , temp11, dsr 1  dsr 1P,S,P2
OS logP β  total delay. For processor g  h,
these four shifts transfer the pixels of frame Y
stored in the 4 top left processors enclosed by
the first dashed square of Fig. 2, namely pro-
cessors g  dsr   h  dsr , g  dsr   h  dsr  1,
g  dsr  1  h  dsr  g  dsr  1  h  dsr  1,
into arrays temp00, temp01, temp10, temp11
respectively.
After these shifts, the processors of each block
can estimate the MAD for S candidate vec-
tors, namely the vectors d i d j where
i  j  0     sr  1. Specifically, each processor
first computes S partial sums locally, each sum
corresponding to one of the S MAD computa-
tions OS2 Top arithmetic complexity. After
this set of local computations, which we name
local Data Sum operation for brevity, all partial
sums belonging to the same MAD computa-
tion should be added together. This is carried
out in O

S log bp β  S log bp Top

time by a
Data Sum operation inside each block. Af-
ter this operation the top-left processor of each









for a block u  l has
in its local memory the values of the MAD for S
candidate vectors . Next these processors esti-
mate the minimum of these values and keep the
candidate vector giving the minimum.
After calculating the best vector among the first
S candidate vectors, processors of each block
proceed to the estimation of the MAD for a new
set of candidate vectors. Now, each processor
executes two shift operations: ShiftY ,temp00,
 dsr  2 dsr P,S,P2and ShiftY ,temp10, dsr 
2   dsr  1P,S,P2. These shift operations
overwrite the contents of arrays temp00 and
temp10 whereas the contents of arrays temp01
temp11 remain intact. As a result, each pro-
cessor has the pixels of a new 2sr   2sr subre-
gion of the previous frame Y in its local mem-
ory. For example, processor g  h has the
pixels Yi  j of the previous frame Y where
i  d  gsr      d  gsr  2sr  1 j 
d  hsr  sr      d  hsr  3sr  1, that
is all pixels stored in processors enclosed by
the second dashed square in Fig. 2. Thus all
processors corresponding to a block can now
estimate the MAD for a new set of candidate
vectors, namely the vectors d  i d  j
where i  0       sr1 and j  sr       2sr1.
In general, by following the route of Fig. 2, we
can estimate the MAD for all candidate vectors
and thus determine the motion vector of each
block. The shape of the route is such that it en-
sures maximal temporal locality: at each step,
except the first one, each processor needs to ex-
ecute only two shift operations instead of four.
As a result of these operations, two new sr   sr
subregions of frame Y are transferred inside the
local memory of each processor. Fig. 2 shows
how these subregions are placed in the temp ar-
rays of processor g  h at each iteration. These
subregions together with two adjacent sr   sr
subregions already stored in the local memory
of the processor from the previous step form a
new 2sr   2sr subregion of the previous frame
Y . Thus the calculation of the MAD for a new
set of S candidate vectors can now be carried
out.
Apparently, under this scheme most of sr   sr
subregions are fetched twice by each processor.
However this is the best we can achieve under
the assumption of ΘS local memory. More
complex kinds of scanning of the region in Fig. 2
e.g. Hilbert curve  40 based scanning do not
reduce this redundancy. Also, one may notice
that most of the processors in charge of a block
ask for the same data throughout the execution
of the FSBMME algorithm. Thus instead of a
series of shift steps, a reasonable solution would
be to execute a number of multicasting steps
where at each step all processors get a common
sr   sr block of pixels. However, this scheme
turns out to be less efficient than ours. Although
all processors receive the same block of pixels,
this block does not correspond to the same mo-
tion vector for all the procesors. Thus, initially
processors must receive at least ΩM
2
S  blocks
of pixels before they can start estimating MAD
values. Clearly, this also raises the per proces-
sor memory requirement to at leastΩM
2
S  local
memory. By contrast, our scheme respects the
OS local memory bound since MAD estima-
tions can start without delay just after every two
shift operations. This also leads to a smaller
total delay. Recall that broadcast operations are
not any faster than shift operations on the hyper-
cube network. Both operations have OlogN
complexity on a N-node hypercube.
The total complexity of the parallel FSBMME
algorithm can be easily estimated. Each step
along the route of Fig. 2 takesO

S2  S log bp

Top  S logP β






steps overall, the total complexity of the FSB-
MME algorithm is O






when assuming one-port capability.
We have described the parallel FSBMME al-
gorithm assuming that the displacement d is a
multiple of parameter sr. When this is not true,
the basic technique of Fig. 2 can be applied
again with the only difference that processor
g  h in Fig. 2 will take pixel blocks of size
smaller than sr   sr from the processors along
the border of the search window, namely pro-
cessors g  i  h  j where i  d dsr e  d dsr e
and j  d dsr e    d dsr e or i  d dsr e    d dsr e
and j  d dsr e  d dsr e. In particular, the pro-
cessors at the four corners of the search win-
dow processors g  i  h  j i  d dsr e  d dsr e,
j  d dsr e  d dsr e should give a block of size
d mod sr   d mod sr. Processors on the upper
and lower border processors g  i  h  j i 
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Fig. 2. Transfer of pixels of frame Y into the temp arrays of processor  g  h by following a meander-like route.
d dsr e  d dsr e, j  d dsr e1    d dsr e1will pro-
vide a block of size d mod sr   sr whereas pro-
cessors along the left and the right border pro-
cessors g i  h j i  d dsr e1    d dsr e1,
j  d dsr e  d dsr e should give a sr   d mod sr
block of pixels. All other processors inside the
search window will send a sr sr block of pixels
to processor g  h as before.
This special treatment of the processors along
the border of the search window gives rise
only to lower-order terms in the overall
complexity. Thus the asymptotic complex-
ity of the parallel FSBMME algorithm is
O

d2S  d2 log bp

Top  d2 logP β

again.
All port capability If processors are capable
of sending and receiving along more than one
link at the same time all-port capabilitywe can
reduce the communication overhead of the pre-
vious algorithm. The basic idea is to overlap in
time the steps of the previous process. Except
the first step, all other steps first execute two
shift operations then a local Data Sum opera-
tion and finally a Data Sum operation. An im-
portant point in the above process is that rather
than moving the previous frame Y around the
hypercube by a series of horizontal and vertical
shifts by  1,we maintain the initial placement
of Y by transferring and storing copies of this
frame into temporary arrays temp00, temp01,
temp10, temp11. In order to understand the dif-
ference, let us consider an example. Assume
that a processor i  j needs all the sr  sr blocks
of frame Y stored in processors i  v where
v  j    j  q. The straightforward solution
would be to execute q horizontal shifts by 1
of the frame Y OqS logN total delay. Note
that these successive shifts cannot be overlapped
in time. Since frame Y is moved around the hy-
percube, the net effect of these shifts shift by
q is achieved only when they are executed se-
rially. However, in our scheme, since the frame
Y maintains its initial placement throughout the
execution, processor i  j can get the q s   s
blocks by executing the following Shift opera-
tions: Shift by1, Shift by 2    Shift byq
OqS logN total delay again. More impor-
tantly, these operations can be executed in any
order. In other words, there is no dependence
among them as in the case of shifts by 1.
From the previous example, it is now clear that
the permanent storage of frame Y across the
processors dramatically reduces the interdepen-
dence between the successive steps of the pro-
cess depicted in Fig. 2 since from the beginning
of each step we know where we can find the
pixels of frame Y needed for this step without
having to wait for the completion of the previ-
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ous steps. As a result, each step can be executed
almost independently of the other steps. Only
at the point where the newly estimated MAD
value is compared with the best MAD value es-
timated so far, the current step needs the results
of the previous steps. But the scheduling of
the operations is such that this information is
always available on time.
We will now give the details of this scheduling.
As mentioned before, except the first step2, all
other steps in the above iterative process per-
form two Shift operations and then calculate
the MAD values for a certain set of S candidate
vectors. The overlapping of these steps should
be such that a minimal number of concurrent
operations contend for the same node or link.
The proposed scheduling guarantees that at any
given moment each node executes arithmetic
calculations of only two operations, namely a
local Data Sum operation and a Data Sum op-
eration. It is also guaranteed that at most three
communication operations two Shift and one
Data Sum operation contend for the same hy-
percube link at the same time. All the abovewill
be proved after giving the basic points of our
scheduling. Our scheduling consists of three
phases:
1. The first 2 logP steps in Fig. 2 are suc-
cessively initiated every 2Sβ time units.
Obviously, during this phase only Shift
operations are in progress. The interval
of 2Sβ time units is sufficient for transfer-
ring two messages of size S over the same
link. These messages corresponds to the
two Shift operations executed at each step.









2 logP  1 steps are initiated one after
another with 3Sβ S S2Top time units
separation between successive initiations.
This time is necessary for completing a lo-
cal Data Sum operation S2Top time units
, the arithmetic operations of a accumu-
lation step of a Data Sum operation STop
time units and the transfer of three mes-
sages of size S over the same link. These
messages correspond to three communi-
cation operations contending for the same
link, namely two shift and one Data Sum
operation. After initiating the last step, the
above execution rate is sustained until the
execution of the local Data Sum operation
of this step. After this point, all the remain-
ing concurrent operations can be executed
at a faster pace. Thus we are moving to
the third phase.
3. In this phase, only Data Sum operations
are still in progress. These operations cor-
respond to the last log bp steps of the par-
allel algorithm. Assuming there is no col-
lision among these operations, this phase
can be completed in Sβ  STop logbp
time units.
In fact, for this overlapping scheme to work, we
should slightly modify the internal algorithm of
the basic Data Sum operation. Each Data Sum
operation in its simplest form stores its final re-
sult at the top left processor of each block pro-
cessor 0 of the corresponding bp-node subhy-
percube. During its execution, each Data Sum
operation visits hypercube dimensions in the or-
der 0    log bp 1. Thus partial sums are get-
ting collected into successively smaller subhy-
percubes all containing processor 0. If we over-
lapped these operations in time without making
any modification in the basic algorithm, some
nodes would have to execute arithmetic oper-
ations for O log bp Data Sum operations at
each step of the second phase. But this con-
trasts with our assumption that at each step of
the second phase each node is in charge of only
one Data Sum operation.
Clearly, in order to lower processing demands
during the second phase of the proposed schedul-
ing and hence the total arithmetic complexity,
we should modify the Data Sum operations ex-
ecuted inside each M   M block. As has been
mentioned in Sec. 3, it is almost straightfor-
ward to alter the Data Sum algorithm so as to
collect the final sum at an arbitrary hypercube
node. At that point, we have also noted that due
to the associativity of the addition, the correct-
ness of the Data Sum algorithm is independent
of the specific order in which Data Sum oper-
ations visit hypercube dimensions. Now using
these modified Data Sum operations we obtain
the following efficient overlapping scheme. In
each M   M block, the first Data Sum opera-
tion stores its result at node 20, the second one
2 For convenience, we assume that this specific step is executed alone, without overlapping.
Polyvalent Parallelizations for Hierarchical Block Matching Motion Estimation 51
at node 21 and generally the jth Data Sum op-
eration j  1    2d  12 stores its result at
node 2 j 1modlog bp of the bp-node subhyper-
cube corresponding to the M   M block. In
addition, each Data Sum operation visits hy-
percube dimensions cyclically with the jth op-
eration starting from the hypercube dimension
j1 mod log bp. In thisway, at any givenmo-
ment all concurrent Data Sum operations use
the same hypercube dimension for their mes-
sage transfers. What remains is to prove that
this series of Data Sum operations can be exe-
cuted with neither link nor node contention.
Lemma 4.1. ConcurrentData Sumoperations
do not compete for the same links. In addi-
tion, at any time step each node calculates at
most S partial sums all coming from the same
Data Sum operation.
Proof. We prove the lemma by induction on
the number of elapsed time steps. Clearly, the
lemma is trivially true for the first step. Assume
now that the lemma is true for all Data Sum op-
erations initiated up to time step i. Consider
the Data Sum operation starting at time step
i  1. This Data Sum operation will store its
result at node 2imodlog bp. The first message
transfer of this operation is carried out along
hypercube dimension i mod log bp in direction
0  1. At the same time all previously initiated
concurrent Data Sum operations use the same
hypercube dimension but in direction 1  0
and thus there is no link collision. Clearly after
this step the newly initiatedData Sum operation
works alone in the log bp 1-dimension sub-
hypercube xxx    x1x    x z 
imodlog bp
whereas all other
Data Sum operations work inside the comple-
mentary subhypercube xxx    x0x    x z 
imodlog bp
 From
both this fact and the induction hypothesis, we
can now easily see that all concurrent Data Sum
operations work on different hypercube nodes
and links and thus we have proved the lemma.
 
The previous lemma suggests that all-port ca-
pability is not essential for pipelining consec-
utive Data Sum operations. This fact has also
been showed in  16 where efficient pipelining
of consecutive operations was achieved by us-
ing a 2-dilation embedding of a complete binary
tree on the hypercube. However, the algorithm
in  16 is not as regular as ours.
We have described how we can efficiently over-
lap Data Sum operations without all-port ca-
pability. Unfortunately, for overlapping Shift
operations in time we need this capability. As
has already been mentioned in Sec. 3, in a sin-
gle invocation of a Shift operation, hypercube
dimensions are visited one at a time in a de-
scending order. In our algorithm, at each step
we use two Shift operations for transferring a
new region of pixels of the previous frame Y in-
side the local memory of each processor. These
two shifts can be easily combined into one op-
eration and hence performed at the same time.
This compound operation visits hypercube di-
mensions in exactly the same way as simple
Shift operations. The only difference is that
now the size of messages is double. Clearly, if
each of these composite operations is initiated
with one step delay from its previous one, all
concurrent operations at any given moment use
different hypercube dimensions and thus there
is no link collision.
Link collision arises only among Data Sum and
Shift operations. However, at most three mes-
sages of size S try to pass through the same
link at the same time and thus communication
complexity increases only by a factor of 3, a
constant factor. Two of these messages belong
to a composite Shift operation whereas the third
one is from a Data Sum operation.
Finally, it can be easily seen that node con-
tention among different local Data Sum oper-
ations cannot possibly arise. Since each step
in Fig. 2 execute a Local Data Sum operation
only once and there is also sufficient delay be-
tween successive step initiations in our schedul-
ing, local Data Sum operations corresponding
to different steps are all executed at different
moments.
After this sequence of overlapping Shift and
Data Sum and local Data Sum operations, we
have not yet determined the motion vectors of
M   M blocks, but we are close to it; for each
M  M block we know those candidate vectors
which give the smallest log bp MAD values.
Each such vector and its corresponding MAD
value has been stored in one of the nodes 2i
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i  0    log bp 1 of the subhypercube cor-
responding to the M M block; recall that each
Data Sum operation has stored its result in one
of these nodes. In order to estimate the final
best candidate vector, we gather these MAD
values to the node 0 of the above subhypercube
Oβ  delay and then this node estimates the
minimum of these MAD values Ologbp Top 
arithmetic complexity. The vector which gives
this minimum determines the motion vector of
the M  M block.
We have described how the operations of the
FSBMME algorithm can be overlapped in time.
The overall time complexity can be easily
estimated by summing the running time of
the three phases of the scheduling. Clearly,
the first phase takes 4S logPβ time units to










3Sβ  S  S2Top

time units. Finally, all the Data Sum opera-





time units. Summing all
these complexities, we can easily see that the to-
tal time for this pipelined FSBMME algorithm
is Od2S  S log bpTop  S logP  d2β .
This complexity does not change if we also take
into account the last step of finding the mini-
mum among the smallest log bp MAD values;
this step has only Oβlog bp Top complexity.
Before concluding the discussion about the im-
plementation of the FSBMME algorithm on
the hypercube-based fine grained machine, we
should refer briefly to the systolic array designs
that have been proposed in the literature for this
algorithm. Most of these designs were derived
by following the systematic approach of map-
ping the dependence graph of the basic oper-
ations of the FSBMME algorithm onto lower
dimension systolic arrays 3. The main differ-
ence between these designs and ours is that input
frames in these designs are fed online during the
algorithm execution whereas in our design the
input frames have been already stored in the lo-
cal memory of processors before the execution
starts. However, among other proposals, type-1
array in  41, architecture AB2 in  42 and the
design proposed by  43 are the most relevant to
our design. Similarly to our parallel algorithm,
in these systolic array architectures all arith-
metic operations of a MAD calculation relevant
to a particular motion vector are executed in
parallel whereas the MAD calculations for dif-
ferent motion vectors are executed serially one
after another. Another common point between
our algorithm and the above mentioned propos-
als is that frame X maintains its initial position
throughout the algorithm execution whereas in
contrast the pixels of frame Y are repeatedly
shifted. Especially type-1 array in  41 uses a
meander-like data flow similar to that of Fig. 2
for moving the pixels of frame Y .
4.2. Medium/Coarse-Grained
Multiprocessors
In this case S  M2 and thus each processor is
assigned the motion vector estimation of more
than one block M M, namely S
M2
blocks. The
parallel algorithm for coarse-grained multipro-
cessors is very similar to that presented in the
previous paragraph. Each processor will need
again all the pixels inside the 2dsr 2dsr
subregion of Fig. 2b. These pixels are fetched




steps of shift opera-
tions, following the route of Fig. 2b. After
each step, each processor is able to calculate
the MAD criterion for all its blocks and for a
particular set of S candidate vectors . The com-
munication complexity of each step is Oτc 
Sβc assuming wormholerandomized routing
OS logP β  under a store and forward routing
model and one-port assumption and the arith-
metic complexity is equal to the time required
to calculate the MAD values for SM2 blocks and
S candidate vectors, that is OS2 Top overall.
Under a store-and-forward routing model these
steps can be easily overlapped in time again
by using the previous pipeline scheme for fine-
grained multiprocessors.
5. The Parallel HBMME Algorithm
In this section we will study the realization of
the HBMME algorithm on the hypercube net-
work. For the sake of presentation, we first
assume that neither subsampling nor low pass
filtering is performed between successive layers
of the pyramid basic scheme. Apparently, the
basic scheme is not a “good” algorithm from
image processing point of view. However, for
our purposes, this simplification helps to more
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Fig. 3. Different motion vectors for each block Mk  Mk result in irregular communication patterns.
easily explain the basic difficulties arising in
our effort to parallelize the HBMME algorithm.
As the complete HBMME algorithm, with sub-
sampling and low pass filtering included, is a
fairly complicated algorithm by itself, the pre-
sentation of our basic techniques directly on this
algorithm would be obscured by unnecessary
technical details. In contrast, the basic scheme
serves for presenting the key techniques of our
parallel algorithm in a more manageable way.
Then we will show how to adapt these tech-
niques in order to handle the complete HBMME
algorithm. Apart from the increased complex-
ity due to the inclusion of low-pass filtering and
subsampling, our main techniques remain the
same in the abstract level needing only some
modifications in the low implementation level.
Finally, due to space limitation, we will not
consider overlapping blocks and non exhaus-
tive search algorithms. However, the techniques
which we develop in the following subsections
can be easily adapted to these cases. An in-
crease in time complexity should be expected
in the case of overlapping blocks as processors
in overlapping regions must execute all the op-
erations relevant to the overlapping blocks. The
slowdown factor is proportional to the degree of
block overlapping.
5.1. The Basic Scheme
We assume that there are k levels in the hierar-
chy, k being the lowest and 1 the highest initial
resolution level. Due to the absence of subsam-
pling, the dimensions of video frames at each
level remain the same and equal to N   N. We
introduce some useful notation. Mi   Mi will
denote the dimensions of the blocks at the level
i where i  1       k and Mi is a power of 2
Mi  2mi. bpi will denote the number of pro-
cessors in charge of a block Mi   Mi at level i
bpi 
M2i
S . Finally di will denote the maxi-
mum vertical and horizontal displacement that
a block can have at level i. We also make the
realistic assumption that Mi  Mi 1.
The simplest approach in implementing the HB-
MME algorithm would be to naively apply the
previous algorithm for FSBMME once at each
pyramid level. Soon, we would realize that
this approach incurs large communication over-
head. Let us see in more detail how this over-
head arises. The motion field at level k can ef-
ficiently be estimated without any problem by
simply using the FSBMMEalgorithmof Sect. 4.
Figure 3 shows the motion vectors just after the
execution at this level; a set of motion vectors
has been produced one for each block Mk Mk.
These vectors probably have different size and
direction as Fig. 3 shows. For instance, at level
k1, blockAwill need the pixel values enclosed
by the line with pattern“ ” whereas block
B will need the pixel values enclosed by the line
with pattern “ ”. Clearly, these two search
windows are located at a different distance and
direction from their corresponding blocks. This
variation in the relative displacements is get-
ting larger and larger as the algorithm moves to
higher resolution levels. Since there does not
exist a uniform displacement for all blocks of
the frame, a large number of shift operations are
required overall in order to fetch the pixels of
each search window to the corresponding block
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of the current frame.
Obviously, the basic FSBMME algorithm
should be enhanced with techniques which are
able to keep communication overhead low. The
employed techniques depend very much on the
values of parameters di. First, we will study
the case di  Mi2 i  1       k which is often
met in practice and then we will deal with the
general case where there is no restriction on the
values of di. As will become clear in the next
paragraphs, the design of an efficient algorithm
in the first case requires much less effort than in
the general case.
5.1.1. The Case di  Mi2 .
The execution of the algorithm starts from the
kth level and ends up at the first level. The cal-
culations at a particular level cannot start before
the motion estimates from the lower resolution
levels are available. So, there is no parallelism
across the levels. On the other hand, the com-
putations inside each level can be easily paral-
lelized by following a data parallel approach.
Again, we draw a distinction between fine-
grained S  M2k  and mediumcoarse-grained
multiprocessors S  M2k .
Fine-grainedmultiprocessors. Since the size
ofMi Mi blocks are getting smaller and smaller
as we are moving to higher resolution levels,
there may be a level i after which the size of
these blocks is smaller than ΘS, that is the
size of local memory of each processor. If this
is actually the case, then after level i we execute
the variant of the algorithm for mediumcoarse-
grained multiprocessors described later in the
paper.
For the moment, we will describe the execution
of the algorithm at the lowest resolution level
k. Exactly the same techniques are used for all
other levels up to level i. Figure 4a shows
a block at level k. The area enclosed by the
dashed line contains all pixels of the previous
frame Y that could be possibly required by the
processors of this block at all levels of the pyra-
mid. The basic steps at level k are:
 transfer of pixels of the shaded region
of frame Y inside the block Mk   Mk.
Two horizontal shifts by
Pk
i1 di and two
vertical shifts by the same displacement
can perform this transfer in O S logP β 
O S  logP β  time under one-port
all-port assumption. Obviously, these
operations are performed in parallel for
all the blocks of the frame. After these
movements each processor will hold 9S
 ΘS pixels at most. This is due
to the values of parameters di di  Mi2 ,
i  1       k. Later, when we examine
the general case, it will become clear that
this initial concentration greatly reduces
the communication cost and thus it is very
important for achieving an efficient algo-
rithm.
 execution of the FSBMME algorithm. Af-
ter the completion of the previous step,
each block has all the required informa-
tion for the estimation of its motion vector
Fig. 4. Efficient techniques for the basic scheme of the HBMME algorithm.
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and thus it needn’t communicate with its
adjacent blocks any longer. The algorithm
in each subhypercubeMk Mk is similar to
the algorithmpresented in Sect. 4.1. Since
now each processor may be in charge of 9
sr   sr blocks, one may expect that pro-
cessors should be sending more than one
messages of size S at each step of a Shift
operation, even under one port assump-
tion. However, this is not the case. As the
Shift operation belongs to the class of data
permutations , each processor sends and
receives only one block of size S during
this operation. In our algorithm, a pro-
cessor needs to send only one of the nine
blocks of size S stored in its local mem-
ory. Each processor can easily determine
this block by examining the current shift-
ing distance.
Apparently, the number of messages sent
at each step of Data Sum operation does
not change too. This operation is not af-
fected by the different placement of frame
Y , since it has as input the partial sums es-
timated by the Local Data Sum operation
at each processor.
As now all the Shift operations are exe-
cuted inside log bpk-node subhypercubes,
the total communication complexity of
the FSBMME algorithm falls to O

d2k
S log bpkβ  under all-port assumption








 In each block Mk   Mk, broadcasting of
the estimated motion vector to all the pro-
cessors of the block O log bpk β  delay.
After the estimation of the motion field at level
k, the algorithm visits the other levels of the
pyramid and it repeatedly executes the three
steps above up to level i. For example, at level
k1 the first step is the collection in each block
Mk 1  Mk 1 of all the pixel values of the pre-
vious frame Y which are within
Pk 1
i1 di pixels
around the new position of the block. Clearly,
the new position of the block at level k  1 is
determined by the motion vector of its “parent”
blockMk Mk at level k. Notice that thismotion
vector is also the same for the other threeMk 1 
Mk 1 “child” subblocks of the Mk  Mk block.
Thus the first step can be executed with sim-
ple shift operations without encountering any of
the problems of Fig. 3. The complexity of the
first step is O S log bpk β  O S log bpi1 β 
at level i and not O S logP β  as at the level
k. This is because shift operations can now
be performed inside subhypercubes Mk   Mk
in contrast to the level k where the whole hy-
percube P   P is used. All the above com-
plexities are obtained under one port assump-
tion. Under all-port assumption, the first step at
level i can be executed in O S  log bpi1β 
time. Under the same assumption, the sec-
ond and third steps at level i have complexities
O









and O log bpi β  respectively.
After level i we use the algorithm vari-
ant for mediumcoarse-grained multiproces-
sors. Based on the results of the next para-
graph, the execution of HBMME algorithm
at the last i  1 levels of the pyramid in-





j Top arithmetic delay assum-
ing all-port capability. Thus, for the case
di  Mi2 i  1    k the total communica-
tion and arithmetic complexity of the HB-

























The complexity for one-port assumption can be
easily derived in the same way by summing the
delays of the algorithm steps under this assump-
tion. We leave the details to the reader.
Medium/Coarse-grained multiprocessors. In
this case, the size of blocks at level k is smaller
than the size of local memory of each proces-
sor, that is M2k  OS. Like the previous algo-
rithm, each processor first gathers all pixels of
the previous frame Y which are within
Pk
i1 di
pixels around its own portion. After this step,
each processor has all necessary information for
applying the HBMME algorithm to its blocks
and thus no further communication is required
among processors. Hence the communication
complexity in this case is only O τc  Sβc as-
suming wormhole or randomized routing and
OS logP β  under a store-and-forward rout-
ing model and one-port assumption. The arith-
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5.1.2. The General Case
In the general case the parameters di have ar-
bitrary values, thereby complicating the design
of an efficient algorithm. If we try to apply
the methods of the previous subsection, we will
soon find out that after the first step of data col-
lection for each block, the load of some proces-
sors is not necessarily bounded. This violates
our initial assumption that the memory of each
processor isΘ S. Thus, we have to devise dif-
ferent techniques in order to handle the general
case.
As has been shown in Fig. 3, except the lowest
resolution level, all other levels require com-
munication that does not have a special pat-
tern. As the algorithm execution moves to the
highest resolution level of the multiresolution
pyramid this pattern is getting more and more
irregular and thus more general communication
operations such as RAR operations are clearly
needed. As has already beenmentioned, under a
store-and-forward routing model each RAR op-
eration is realized using two sorting steps one
at the beginning and one at the end of the oper-
ation. These two steps are the most expensive
in each RAR operation and thus determine the
whole complexity of the operation too. On a
N-node hypercube , sorting N elements, one el-
ement per node, can be executed in near optimal
time, that is close to OlogN  26. However,
this kind of sorting algorithms is rather theo-
retical with large constant factors hidden in the
O-notation. The most known practical sorting
algorithm for the network of hypercube is the
odd-even merge sorting algorithm which has
O

log2 N β  log2 N Top

complexity assum-
ing the same data allocation as above, that is
one data element per node. This algorithm first
splits the input elements into N2 lists of 2 ele-
ments each and then recursively merges larger
and larger sorted lists until the N elements turn
up sorted. Unfortunately, the Olog2 N com-
plexity mentioned above cannot be hidden by
overlapping RAR operations. The practical
sorting algorithms usually employed in RAR
operations, when pipelined, cause a large and
non constant number of packets to contend for
the same links, and thus greatly increase the
local memory requirements.
Having defined the RAR operation as the basic
communication primitive in the general case of
HBMME algorithm, we now describe in more
detail how motion estimation is performed at a
pyramid level i of the hierarchy. Once more,
we first handle the case S  M2i and then the
case S  M2i . Since the values of Mi are not
very large in practice, when the first case is true
then we are almost sure that the employed mul-
tiprocessor is fine-grained. When the opposite
is true, what kind of multiprocessor we assume
depends on the relative values of S and M2i . If
S 	 M2i then our multiprocessor is assumed
to be coarse-grained whereas when the values
of S and M2i are comparable we can assume
that our multiprocessor is medium-grained or
even fine-grained. In regard to the employed
routing method, we assume wormhole or ran-
domized routing for coarse-grained machines
and store-and-forward routing for fine-grained,
medium-grained machines.
Fine grained multiprocessors. The simplest
approach to implementing the HBMME algo-
rithm in the general case is to perform 2di12
RAR operations at each level i , one operation
per candidate vector. Given TRAR the complex-
ity of a single RAR operation, this simple ap-
proach has Od2i TRAR complexity for level i.
Obviously, there are two ways of reducing this
complexity: a by decreasing the number of
RAR operations required at level i and b by re-
ducing the time TRAR required by a single RAR
operation.
We will first describe a technique for decreasing
the number of RAR operations at each pyramid
level. The basic idea is to take advantage of
the special structure of the HBMME algorithm.
Although it is not possible to initially trans-
fer all pixel values needed by the processors of
a block inside this block, these values can be
transferred in batches. Figure 4b shows the
search window of a block Mi   Mi at the level
i. With at most 9 RAR operations, the pixels
of the region A are transferred inside the block
Mi   Mi. After this transfer each processor
will have 9S pixel values in its local memory.
Clearly, each block Mi   Mi has now all the
necessary information for the estimation of the
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MADat 2Mi  1
2 possible displacements. As
has been shown in Sec. 4.1, the communication
operations required by these estimations Shift
and Data Sum operations can be easily over-
lapped and thus these calculations can be com-
pleted with only O
















After this set of computations, the next batch of
pixel values should be transferred inside each
block Mi   Mi. In Fig. 4b, these pixels are
located inside the region B. In fact, since the
regions A and B intersect at region C, only pix-
els outside this region need to be transferred.
In general, following the meandering route of
Fig. 4b, we can calculate the MAD for all the





RAR operations in total.
The right part of Fig. 4b shows how we move
from one row to the next higher row of the route
blocks D and E. In the figure we assumed that
di is a multiple of Mi; otherwise, the width of
both the blocks D and E would be smaller than
3Mi, namely Mi  2 di mod Mi.
Besides the above improvement,motion estima-
tion at level i can be further sped up by keeping
low the time complexity TRAR of each RAR
operation. In a RAR operation, each proces-
sor i reads a sr   sr block of pixels whose the
top-left corner is, say, at the pixel ti  li of the
previous frame Y . In what follows, we briefly
mention the main steps of a RAR operation in
our algorithm  25:
1. Each processor i creates a quadruple Qi 
i  ti  li  b lisr c  Pb tisr c. The fourth entity
gives the address of the processor holding
the top left pixel ti  li.
2. Sort the quadruples into non-decreasing
order of the fourth entity. After this step,
quadruples destined for the same proces-
sor appear consequently in the sorted or-
der. Let Gj  fQj0  Qj1    Qjrj 1g be such
a group of quadruples residing in proces-
sors ij  ij1     ijrj1 and whose com-
mon destination is the processor j.
3. For each group Gj, the expressions










i  sr are estimated and
stored in processor ij. This estimation can
be performed in OlogP β  time by using









are the top left and bottom right corners
respectively of the minimal rectangle that
encloses all the sr   sr blocks correspond-
ing to the quadruples of the group Gj. It
can also be easily seen that the size of this
rectangle is at most 4S.
4. The first processor of each group Gj, pro-
cessor ij, sends the tuple ij  Tj  Lj  Bj  Rj
to processor j. Since ij  il for any j, l
where j  l, this step can be easily done
by using monotone routing. As each tuple
has O1 size, the communication delay of
this transfer is OlogP β  at most.
5. Now each processor j that received a tuple
at the previous step knows which pixels of
its local portion are requested by the pro-
cessors of group Gj. Notice that the rect-
angle Tj  Lj  Bj  Rj may span more than
one processors, at most 4. In this case,
processor j  b jPc  j mod P must get
pixels from some of its adjacent proces-
sors, namely processors b jPc  j mod P 
1, b jPc1  j mod P and b jPc1  j mod
P 1. These transfers can be easily done
in OS  logPβ  time using only sim-
ple shift operations and assuming all-port
capability.
6. Having collected the required pixels in its
local memory, each processor j multicasts
all pixels of the previous frame Y inside the
rectangle Tj  Lj  Bj  Rj to all processors of
group Gj. This transfer can be realized in
O S  logP β  time under all-port as-
sumption by executing a concentrate oper-
ation followed by a generalized operation
see  25 for more details of these opera-
tions.
7. Now each processor examines the received
rectangle and keeps only the pixels that it
actually needs, discarding all other pixels.
The remaining pixels form a sr   sr block
that should be returned to the processor
which initially asked for it. Thus a sort-
ing step is executed where these blocks are
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sorted according to the addresses of their
final destinations. The last information
has been kept in the local memory of each
processor from the second step.
It is worth mentioning that by sending only one
packet from each group Gj to the corresponding
destination j we avoid serious hot spots at these
nodes. The packet leaving each group contains
the coordinates of the minimal rectangle enclos-
ing all the requests of the group. As a result,
the region of pixels returned to processors at
step 6 is somewhat larger than that they initially
asked for. Specifically, each processor receives
a region of at most 4S pixels instead of S pix-
els. This difference is not large, because the
parameter S is usually small in the case of fine
grained multiprocessors. If processors were to
receive exactly the pixels they asked for, then
processors of each group Gj should have sent
separate request-packets to their common des-
tination j. Each such packet would contain the
coordinates of the sr  sr region required by the
sender of the packet. After collecting these re-
quests, destination processors should have sent
different reply-packets to each of the processors
of their group. It is not hard to see that in this
case the number of packets a processor should
receive at step 4 and send at step 6 is not neces-
sarily small since in the worst case a processor




i of the pyramid. Apparently, this could create
serious hot spots at some nodes, thereby raising









As has been mentioned previously, the two sort-
ing steps in the RAR operation dominate the
cost of this operation. Now we will give details
of how these two sorting steps can be efficiently
executed. We prove the following lemma:
Lemma 5.1. The first sorting step of a RAR
operation at level i can be performed with
O





log2 P log2 bpi

β  delay.
Proof. In each invocation of RAR operation,
each processor
 
b usr c i  b lsr c j

i  j  0   
Mi
sr
 1 of a Mi  Mi block u  l must read the
pixels of a sr   sr block of the previous frame
Y whose top left corner is at pixel t i j  l i j 
xi sru  yj srlwhere x  yis a displace-
ment vector. Hence, it must communicate with
the processor which stores the pixel t i j  l i j,
namely the processor
 






Due to this special reading pattern, the input




sorted lists of at most bpi quadru-
ples each. Each of these lists corresponds to
a Mi   Mi block of the current frame and the
quadruples of each list are already sorted by the
coordinates of the processors to be contacted.
This ordering becomes more apparent after per-
forming the following permutation: processor
i  jip 1ip 2    imi rimi r 1    i0  jp 1jp 2   jmi rjmi r 1    j0 sends its quadruple to
processor ip 1ip 2    imi rjp 1jp 2    jmi r,
imi r 1    i0jmi r 1    j03. This permutation
transforms each Mi   Mi block into a lin-
ear array by “scanning” the 22 mi r proces-
sors of the block in row-major order. It also
belongs to the well studied class of the Bit-
Permute-Complement permutations and can
be executed in O logP β  time  25. Af-
ter this communication step, the emerging











time by applying the odd-even merge sorting al-
gorithm.
 
The second sorting step completes the RAR op-
eration by moving each sr  sr pixel block to its
ultimate destination. This can be simply done in
O

S logP  log2 P

β  log2 P Top

time by
using the odd-even merge sorting algorithm and
assuming all-port capability. But we can actu-
ally do better if we just reverse the two phases of
the first sorting step. Thus as a first phase, each
sr   sr pixel block destined for processor i  j
ip 1ip 2    imi rimi r 1    i0  jp 1jp 2   
jmi rjmi r 1    j0 is moved to processor
ip 1ip 2    imi rjp 1jp 2    jmi r  imi r 1   
i0jmi r 1    j0. As is proved in lemma 5.2,














one-port assumption and in O S logP
3 Recall that Mi  2mi , sr  2r and P  2p.









time under all-port assumption. After
this phase, the permutation

ip 1ip 2   
imi rimi r 1  i0  jp 1jp 2  jmi rjmi r 1  j0

 ip 1ip 2    imi rjp 1jp 2    jmi r  imi r 1
   i0jmi r 1    j0 is executed again. But now
it takes O S logP β  time under one-port as-
sumption since all messages sent or received
at each communication step have Θ S size.
However, under all-port assumption this com-
plexity can be lowered to O S  logP β 
time by overlapping the communication steps
of the algorithm implementing the bit-permute-
complement permutation. After the end of the
second phase, each sr  sr block has reached its
final destination. Now we prove the following
lemma:
Lemma 5.2. The first phase of the second














der one-port assumption and in O S logP









time under all-port assumption.
Proof. For the implementation of this stage, we
use a variant of the radix sort algorithm. This
kind of sorting algorithm does not belong to
the class of comparison only sort algorithms,
since it exploits the binary representation of
keys in order to determine their relative order-
ing. For the radix sort algorithm to be an effi-
cient algorithm, the input keys should be inte-
gers taken from a limited range of values. In
our case, the keys are the 2 logP-bit integers
corresponding to the addresses of processors.
The algorithm starts its execution by first ex-
amining the most significant bit of each key
2 logP  1 bit. Depending on the value of
this bit, each key is moved to the corresponding
2 logP1-dimensional subhypercube. Using
a packing operation  26, thismove can be easily
implemented in O

S logP β  logP Top

time
under one-port assumption. If the all-port as-
sumption is true, the steps of the packing op-
eration can be easily interleaved in time  44
and thus the time for this operation is reduced
to O

S  logP β  logP Top

. Now the ex-
ecution of the algorithm continues recursively
within the two 2 logP  1-dimensional sub-
hypercubes. At the ith step the ist most signif-
icant bit is examined and the keys are moved
to the corresponding 2 logP  i-dimensional
subhypercubes. Notice also that at the ith step







In fact, we do not need to examine the last
2mi  r bits of the keys. When the algo-
rithm reaches the 2mi  rst least significant
bit, all sr   sr blocks destined for processors
of the same Mi  Mi block are within the same
2mi  r-dimensional subhypercube. In addi-
tion, these blocks turn up sorted. Recall from
lemma 5.1 that all the request-packets coming
from the same Mi Mi block have already been
sorted at the beginning of each RAR operation.
Since this relative ordering is respected in all
steps of each RAR operation, the sr   sr blocks
asked for by these request-packets end up sorted
after they have been collected inside their corre-
sponding 2mir-dimensional subhypercubes.
Now it is clear that the number of packing op-
erations required overall is O logP logbpi.
Summing the delays of these operations, we
can easily obtain the complexities stated in the
lemma.
 
The second sorting step of a RAR operation
dominates the cost of this operation. Thus the













under one-port assumption and
O

S logP log bpi  log2 P log2bpi

β







this case, each processor has at least one Mi Mi
block in its local memory, namely S
M2i
blocks.
If this fraction is not very large then consider-
ing the values of Mi in practice, we can assume
that our multiprocessor is medium-grained or
even fine-grained. This kind of multiproces-
sors usually employs store-and-forward routing.
Thus each RAR operation can be performed in
O
 
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using the algorithm in  34. This algorithm as-
sumes all-port capability at each node and im-
plements the many-to-many personalized com-
munication pattern on the hypercube network.
In order to reduce the number of packets re-
ceived by destination nodes, i.e. nodes holding
pixel regions to be read by other processors, we
use a technique similar to that of the previous
paragraph. Specifically, we can ensure that the
number of messages received by each destina-
tion node is at most S
M2i
by allowing each block
Mi   Mi to receive somewhat more pixels than
it actually needs at the end of each RAR op-
eration. Specifically, it receives at most 4M2i
whereas it needs only M2i .
Now if the fraction S
M2i
takes very large values
S 	 M2i , then we can assume that the em-
ployed multiprocessor is coarse-grained. As a
matter of fact, it is very likely that the above
inequality is true for all other pyramid levels
too. This in turn implies that the sum of max-
imum displacements di for all pyramid levels

Pk
i1 di is much smaller than O
p
S  Osr
in all probability. Clearly, if these assumptions
are true, then each processor can initially per-
form a gathering of all the pixels of the previous
frame Y that it will need throughout the execu-
tion of the HBMME algorithm O τc  Sβc
delay. After this step, the load of each pro-
cessor remains ΘS. In addition, processors
can now work independently of each other and
thus no further interprocessor communication is
necessary.
On the rare occasion that either the size of blocks
or the maximum displacements at each level are
so large that the initial gathering cannot be per-
formed without increasing the load of each pro-
cessor beyond the bound Θ S, we can use the
algorithm in  31 for implementing the RAR op-
eration. As has been mentioned in Sec. 3 , this
algorithm assumes a virtual point-to-point link
between each pair of processors and thus trans-
ferring a message of size M between any pair of
processors takes Oτc  Mβc time. Using this
algorithm we can perform each RAR operation
at pyramid level i in O
 




Besides the improvementswe can achieve in the
execution time of a single RAR operation, we
can also reduce the total number of these oper-
ations required at each pyramid level by using
again the technique of Fig. 4b; each Mi   Mi
block at pyramid level i reads the pixels of its





the route of this figure. Thus the total number of





5.2. Subsampling and Low-Pass Filtering
So far we have presented a simplified scheme
for the multiresolution motion estimation algo-
rithm where low pass filtering and subsampling
between successive pyramid levels has been left
out. When using low pass filtering and sub-
sampling, the dimensions of video frames are
getting increasingly smaller at higher levels of
the pyramid and the values of the pixels of each
frame are changing from one level to another.
Despite these complications, our parallel algo-
rithm can be easily adapted to the case of low
pass filtering and subsampling.
The most commonly used low pass filters take
the form of small two dimensional arrays where
the value of each pixel is given by a linear func-
tion of the values of the pixels in its neighbor-
hood  45. This kind of operation can be im-
plemented on the hypercube by using a parallel
template matching algorithm see for example
the parallel algorithms in  46, 47. Different
though the purpose of these algorithms is, their
basic step is a convolution-like operation and
thus they can also serve to implement low pass
filtering. After this operation the low pass fil-
tered frame is subsampled. Many subsampling
patterns have been proposed in the literature but
one of the most commonly used is to keep ev-
ery other pixel along each row and column  45.
For example, the frame at level 2 results from
the low pass filtered frame at level 1 by keep-
ing the pixels 2k  2l where k  l  0    N2  1.
In general, the frame at level i results from





where k  l  0    N2i1  1.
The well-known Gaussian pyramid representa-
tion by Burt et al. 48 uses the same kind of sub-
sampling in combination with low pass filtering
based on Gaussian filter. Other multiresolution
schemes 11, 15 use also similar subsampling
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along with simple averaging of neighbouring
pixels as a low pass filter.
This subsampling operation reduces the num-
ber of pixels of input frames as we are moving
to higher pyramid levels. Thus after a certain
level, level log S1, some processors begin not
to have pixels to process, as all their stored pix-
els have been discarded due to subsampling pro-
cess and thus these processors remain inactive.
Further, after this particular level, the number of
inactive processors increases by a factor of 4 as
we are moving from one level to the next higher
one. At the same time, each processor which
remains active after level log S  1 needs more
than ΘS local memory, namely ΘS  k, in
order to keep the different values its pixels as-
sume due to low-pass filtering across pyramid
levels. Fortunately, it is possible to balance the
load of processors by distributing the extra load
to inactive processors. Specifically, the values
of a pixel in processor i  j at all levels after
level logS  1 can be stored in those inactive
processors which are also neighbors in the hy-
percube with processor i  j. At the beginning
of the execution at each pyramid level higher
than level log S  1, this processor can take the
value of its pixel for that level from one of these
neighbors in the hypercube with only O 1 de-
lay.
On the practical side, the algorithm we de-
scribed above is more suitable for fine-grained
machines. In coarse-grained machines, the
value of parameter S is so large that it is very
unlikely the employed multiresolution pyramid
has more than log S  1 levels. This simply
means that there are not inactive processors in
coarse-grained machines and thus problem of
load imbalance cannot normally arise. How-
ever, in coarse-grained machines we face a dif-
ferent difficulty. As is mentioned before, due
to subsampling the size of input frames from
one level to the next higher one is reducing by
a factor of 4. Accordingly, the number of pix-
els in the local memory of each processor is
reducing by the same factor. Thus at higher
pyramid levels our algorithm begins to assume
fine-grained characteristics: increasingly fewer
arithmetic operations are performed before ex-
ecuting a communication operation. But in
coarse-grained machines, communication oper-
ations are rather expensive in general and thus
frequent execution of these operations leads to
high overhead. Thus in order to alleviate this
overhead, it would be better if the pixels of input
frames at one pyramid level were gathered in a
specific subhypercube before beginning the exe-
cution of the FSBMME algorithm for that level.
In this way, more pixels correspond to each pro-
cessor and thus the frequency of communication
operations is decreased proportionally. If the
number of pixels per processor increases from
S1 to S2 then we can execute the above gather-
ing step in OS2S1 τcS2βcTop
4 time by using
the concentrate algorithm in  30. The size of
the subhypercube used for storing the frames at
one pyramid level depends on how many times
a communication operation is more expensive
than a single arithmetic operation. The larger
this difference is the smaller the subhypercube
should be. The optimal size at a pyramid level
can be easily determined by comparing the ex-
ecution time at this level of the algorithm en-
hanced with this gathering step and the execu-
tion time of the algorithm without this step. The
optimal subhypercube size is that which gives
the largest time savings. Based on the formulas
derived in the previous paragraphs of the paper,
we can easily perform this optimization. We
leave the details to the interested reader.
We have described the basic initialization steps
before the execution of the HBMME algorithm
at a particular pyramid level. Apart from these
initial steps, the rest of the algorithm at each
level uses the same techniques we developed
for the basic scheme of our parallel algorithm.
Apparently now, the total complexity of the HB-
MME algorithm is greatly lowered, because the
size of both the frames and subhypercubes in-
volved in the algorithm execution are getting
smaller and smaller as we are moving to higher
pyramid levels. At this point, one may rea-
sonably argue that since the size of frames
are decreasing at higher pyramid levels, our
techniques are not as important at these lev-
els. Naive straightforward techniques could be
acceptable in this case, since at higher levels
the hypercube network does not handle large
data volume. However, under this simplified
strategy, we end up having much larger com-
munication overhead in total. Recall from the
discussion in Sec 5.1 that the basic problem in
using straightforward techniques is that as the
4 Wormhole or randomized routing model is assumed.
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algorithm proceeds towards lower pyramid lev-
els irregular communication patterns make their
appearance. The irregularity of these patterns is
ever increasing and thus when we arrive near the
bottom of the pyramid where the size of frames
is rather large, we encounter quite large com-
munication overhead, which eventually domi-
nates the total execution time. In contrast, our
techniques ensure that we can count on simple
shift operations most of the time in order to per-
form all the necessary data transfers at the lower
levels of the pyramid, where efficient commu-
nication is highly desirable.
Another difference between the basic scheme
and the complete HBMME algorithm is that
whereas in the basic scheme the size Mi Mi of
block at level i is increasing with the height of
level i, in the actual algorithm the size of blocks
remains basically the same across the different
pyramid levels. However, as mentioned above,
the frames at higher levels are distributed more
sparsely among the processors, and thus any two
neighboring pixels are now wider apart. This in
turn implies that a block at a particular level
spreads over a larger portion of the processor
array than the blocks at next lower level. Thus
once again, each block at any pyramid level
“contains” all its child blocks at the next level.
Since our parallel algorithm for the practical
case di  Mi2 was based exactly on this prop-
erty, this algorithm can now be used again for
handling the same range of values of displace-
ments di in the complete HBMME algorithm.
Finally, with regard to the general case of basic
scheme, the algorithm does not make any spe-
cific assumption about the size of blocks at var-
ious levels and thus is directly applicable to the
complete HBMME algorithm. The employed
sorting step in conjunction with the set of shifts
performed “inside” each block can cope suc-
cessfully with the irregular patterns arising at
the lower levels of the pyramid.
6. Extensions to other Interconnection
Networks
So far we have developed parallel algorithms for
motion estimation techniques on a hypothetical
multiprocessorwhich uses a hypercube network
for interprocessor communication. Yet most of
our techniques are actually independent of the
specific interconnection network we use. This
is certainly true for coarse-grained multiproces-
sors. Our algorithms for this kind of multi-
processors either make a very restricted use of
the interconnection network or are based on a
virtual crossbar communication model where
the cost of each communication operation is
assumed to be independent of the distance of
the processors involved. This model has been
verified in most modern coarse-grained multi-
processors where the role of the employed in-
terconnect is ever diminishing.
Even for fine-grained multiprocessors, where
store-and-forward routing is usually employed,
our algorithms can be easily extended to other
interconnection networks as well. As should
have become apparent in our analysis, shift op-
erations play an important role in our design. In
the FSBMME algorithm as well as in the case
di  Mi2 of HBMME algorithm, all data trans-
fers are carried out through shift operations. We
also use Data Sum and broadcast operations for
the remaining steps. These three operations are
fairly simple and thus can be efficiently imple-
mented on most of interconnection networks,
e.g. the mesh network.
With regard to the general case of HBMME al-
gorithm, ourmain objective is to use simple shift
operations as much as possible in place of com-
plexRAR operations. As has already been men-
tioned, the emerging communication pattern in
RAR operations is the many-to-many personal-
ized communication. This kind of communica-
tion has been extensively studied in most com-
munication networks. For instance, on the mesh
network a number of algorithms have been pro-
posed which realize this communication pattern
in near optimal time 49, 50. The main draw-
back of these algorithms is that they are rather
theoretical with large low-order terms in their
complexity. Thus they are not very practical
for medium and small size parallel machines,
i.e. machines frequently met in practice. Al-
ternatively, we could use practical sorting algo-
rithms again for implementing RAR operations
on the mesh. A number of practical algorithms
for sorting on the mesh has already been pre-
sented in the literature 37, 51, 52, 53. Most
of these references conclude that bitonic sort-
ing, an algorithm closely related to odd-even
merge sorting, outperforms all other sorting al-
gorithms for small values of ratio N
2
P2 number




















Arithmetic Complexity (sr=2, M=16, P=512)
Asymptotic Arithemtic Complexity (sr=2, M=16, P=512)
Arithmetic Complexity (sr=2, M=32, P=512)
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Fig. 5. Number of arithmetic and communication steps of the FSBMME algorithm.
of elements per processor. This range of val-
ues of ratio N
2
P2 normally arises on fine-grained
machines. Thus, for this kind of parallel ma-
chines, it would be better to use the odd-even
merge sorting algorithm for implementingRAR
operations on the mesh network. This also im-
plies that we can use again the technique of
lemma 5.1 for further reduction of the execu-
tion time of each RAR operation. Summing
up, the use of shift operations as frequently as
possible in combination with the efficient real-
ization of RAR operations on the mesh network
guarantees fast execution of the general case of
HBMME algorithm on this network.
7. Experimental Results
In order to confirm the theoretical results of
the paper, we conducted a number of experi-
ments. We focused on fine-grained machines,
because most of the analysis in the paper con-
cerns this kind of parallel machines. As it is
difficult to find a hypercube-based parallel ma-
chine with fine-grained characteristics, we had
two options for our experiments; first, to run the
experiments on a coarse-grained parallel ma-
chine with mesh interconnection network and
second, to write a parallel program on a soft-
ware simulator. The first solution was rejected
because the embedding of the hypercube on the
mesh and the coarse-grained characteristics of
the employed machine would cause large incon-
sistency between theoretical and experimental
results. Thus, we decided to run the exper-
iments on a software simulator. Specifically,
we used the Parallaxis-III  54, 55, a simula-
tor designed at University of Stuttgart. In fact,
Parallaxis-III is a language for data-parallel pro-
gramming which is also machine-independent
across different SIMDcomputer systems. How-
ever, when the code written in this language is
compiled by a conventional C compiler, sim-
ulation code is obtained. Another interesting
feature of this language is that programmers can
easily determine the interconnection network on
which communication takes place.
Our programs were written in SIMD control
style and assumed one port capability. The all-
port capability was not tested because the simu-
lator does not provide such a capability. Neither
does the simulator provide absolute timing re-
sults in terms of milliseconds. Thus, in our ex-
periments we measured the number of commu-
nication and arithmetic steps required overall.
We assumed that sending or receiving a word
over a hypercube link takes one communica-
tion step, whereas one basic arithmetic opera-
tion addition, subtraction, comparison takes
one arithmetic step.
In all our experiments we used frames of size
1024 1024. The number of processors P2 and
the amount of local memory sr  sr at each pro-
cessorwere adjusted in such away that the equa-
tion sr  P  1024 always holds. It is also im-
portant to notice that our theoretical results are
not affected by the specific content of the video
frame since all the complexities presented in the
paper are worst case complexities, that is they
remain the same for the same values of the basic
parameters d, M, sr, P. Thus in most of our
experiments we used synthetic video frames.
Also this kind of video frames help us to debug
the simulation code more easily.
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Fig. 6. Number of arithmetic and communication steps for the case di 
Mi
2 of the basic scheme of the HBMME
algorithm.
The first set of experiments concerns the FSB-
MME algorithm. Figure 5 shows the variation
of the number of arithmetic and communica-
tion steps with the parameter d. For compari-
son reasons, we also included the corresponding
asymptotic complexities estimated in the paper.
In addition, we considered various combina-
tions of the basic parameters including also the
case where the maximum displacement d is not
a multiple of sr. This case complicates the pro-
gramming as special handling is required along
the border of the search window. From this
set of experiments, we can easily notice that the
arithmetic complexity increaseswith the param-
eter sr since each processor should executemore
computations as the amount of local memory
sr   sr increases. In contrast, communication
complexity is decreasing since fewer shift and
Data Sum operations are now needed overall.
The size P  P of the hypercube is also smaller
now due to the assumption that sr  P  1024.
However, larger messages are now transferred
at each step and thus eventually the overall com-
munication overhead does not significantly fall
with this rise in the amount of the local memory
at each processor. This fact is also consistent
with the asymptotic results presented in the pa-
per.
Another important point in Fig. 5 is that the ac-
tual communication complexity presents some
kind of periodic discontinuity, in contrast to the
remaining complexity curves. Specifically, dis-
continuity occurs at the points where the pa-
rameter d is a multiple of the parameter sr.
These are exactly the pointswhere there is an in-
crease in the number of communication rounds
required overall in the technique of Fig. 2. At
any other point, this number does not change
and is equal to that of the previous discontinu-
ity point. However, this form of discontinuity
corresponds only to lower order terms of the
total complexity and thus it does not appear
again along the curve of the asymptotic com-
munication complexity of the FSBMME algo-
rithm. Except for this difference, all the curves
in Fig. 5 have basically the same shape, namely
parabolic. This should be expected since the
highest order term in both arithmetic and com-
munication complexity contains the factor d2.
In addition, the fact that the curves of asymp-
totic and actual complexities are both parabolic
indicates that the asymptotic complexities de-
rived in the paper well capture the basic rate of
growth of the complexities occurring in prac-
tice. However, the apparent difference in the
height of the corresponding curves is due to the
O1 constant factors of the higher order terms
of the complexities; in contrast to the experi-
mental results, these factors have been omitted
in the asymptotic notation.
At the same conclusion we reached with the
other sets of experiments too. The second set
concerns the basic scheme of HBMME algo-
rithm when di  Mi2 Fig. 6. For this scheme
we provide analytical results reporting the num-
ber of steps at each level of the pyramid along
with the corresponding asymptotic complexi-
ties. As is expected, higher pyramid levels incur
larger communication and arithmetic complex-
ity since larger block sizes and displacements
are used at these levels.
We also implemented the complete HBMME
algorithm low-pass filtering and subsampling
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Fig. 7. Number of arithmetic and communication steps of the complete HBMME algorithm  di 
Mi
2 .
included for the case di  Mi2 . In particular,
we considered two different cases for the val-
ues of parameters sr and P see Fig. 7. We
also assumed that parameters Mi and di have
the same values for all the levels of the pyra-
mid; this assumption is frequently used in prac-
tice. One may notice that the communication
time at higher levels is comparable with that of
lower levels and in the case sr  4, P  256
is actually higher. This is mainly due to the
fact that at higher levels large subhypercubes
are used Mi   Mi  256 nodes for shift and
data sum operations while at lower levels these
subhypercubes are getting smaller and smaller
and at the lowest level, level 1, the employed
subhypercubes are of size Misr   Misr  16 nodes.
However, the small size of messages at higher
levels O1 instead of Os2r  at lower levels
compensate well for much of the performance
loss caused by the use of larger subhypercubes
at these levels. Notice also that the communica-
tion complexity of the highest level is somewhat
greater than that of the two or three next lower
levels. The main reason for this difference is
that at the highest level we perform shift op-
erations using the entire hypercube in order to
initially transfer pixels of frame Y inside each
block Fig. 4a. At all other levels these shifts
are carried out inside much smaller subhyper-
cubes and hence this initialization step incurs
much less overhead.
With regard to the arithmetic complexity, it can
be easily seen that the complexity remains the
same for the higher pyramid levels since param-
eters Mi and di have the same values at all these
levels and each processor is in charge of only
one pixel. However, at lower levels processors
are responsible for more than one pixels and
thus a proportional increase in the arithmetic
complexity should be expected.
As a last set of experiments, we tested the
general case of the basic scheme see Fig. 8.
Specifically, we measured the communication
and arithmetic steps of the algorithm at a par-
ticular pyramid level. Since in the general case
there is no initial data collection step, as in the
case di  Mi2 , the experimental results do not
depend on that particular level but instead re-
main the same for the same values of the ba-
sic parameters. One may also easily notice the
increased communication and arithmetic com-
plexity of the general case in comparison to the
case di  Mi2 . This is due to the relatively
large values of displacements di and to the em-
ployment of sorting for realizing the necessary
data transfers. It is also apparent that commu-
nication complexity presents some discontinu-
ity at periodic intervals, namely every Mi units;
at these specific points we have an increase in
the number of RAR operations required over-
all whereas at all other points this number re-
mains fixed. This steep rise in the communica-
tion complexity at the points where the number
of RAR operations increases clearly shows that
RAR operations take up a significant portion of
the overall communication time. This is also
verified by the fact that the number of commu-
nication steps in Fig. 8 is getting smaller when
the size of blocks Mi  Mi is increasing and the
other basic parameters di, sr, P remain con-
stant. As Mi  Mi blocks are getting larger, the
complexity of the sorting steps of each RAR
operation is falling since an increasingly larger
portion of input data are already sorted in this
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Fig. 8. Number of arithmetic and communication steps for the general case of the basic scheme of the HBMME
algorithm.
case recall lemmas 5.1, 5.2. In addition, fewer
communication rounds are now required over-
all for transferring all the pixels of the search
window of Fig. 4b.
On the other hand, arithmetic complexity is al-
most the same for different values of param-
eter Mi since curves which differ only in the
value of Mi nearly coincide in the left diagram
of Fig 8. The same holds for the correspond-
ing asymptotic results. This very small effect
of parameter Mi on the arithmetic complexity
can be explained as follows. The decrease in
the complexity of RAR operations due to the
increase in the value of parameter Mi does not
seriously affect the overall arithmetic complex-
ity of the general case because the total arith-
metic delay of RAR operations is very small
in comparison to that of FSBMME computa-
tions. Furthermore, reduction in the number of
the communication rounds needed overall does
not proportionally decrease the total time spent
by the FSBMME arithmetic operations since
now the FSBMME algorithm works on a larger
search window of size 3Mi 3Mi at each step
along the route of Fig. 4b. So, it turns out
that the overall complexity of FSBMME com-
putations depends only on the logarithm of Mi,
a very slowly growing function.
Finally, it should be mentioned that we did not
test the general case for the complete HBMME
algorithm. This case is mainly of theoretical in-
terest since arbitrary large block displacements
are not considered in practice.
8. Conclusions
We have presented efficient parallel algorithms
for full search and hierarchical block matching
motion estimation on a hypercube based multi-
processor. Our solutions cover the whole range
of modern parallel machines, i.e. fine-grained,
medium-grained as well as coarse-grained ma-
chines. For fine-grained machines, the rich in-
terconnection structure of the hypercube net-
work ensures efficient execution of complex
communication operations such as RAR op-
erations. In addition, our main technique of
maximal utilization of simple shift operations
in place of complex RAR operations makes our
algorithms versatile, easy to execute in other
interconnection networks as well. In regard to
coarse-grained machines, routing methods such
as wormhole and randomized routing greatly fa-
cilitates the algorithm design on these machines
since most of the details of the employed inter-
connection network are nearly hidden from the
programmer. Thus our algorithms for coarse-
grained machines are not specific to the hyper-
cube network but instead they can be applied to
any interconnection network which uses worm-
hole or randomized routing. Finally, a posi-
tive aspect of our design is also that it remains
valid for the whole range of the values of block
matching algorithm parameters.This is very im-
portant in such a rapidly evolving research field
as video coding where optimal parameters of
coding algorithms have not been fixed yet.
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